Recently, significant progress has been made on GaAs metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ using atomic-layer deposition ͑ALD͒-grown Al 2 O 3 as gate dielectric. We show here that further improvement can be achieved by inserting a thin In 0.2 Ga 0.8 As layer as part of the channel between Al 2 O 3 and GaAs channel. A 1-m-gate-length, depletion-mode, n-channel In 0.2 Ga 0.8 As/GaAs MOSFET with an Al 2 O 3 gate oxide of 160 Å shows a gate leakage current density less than 10 Ϫ4 A/cm 2 , a maximum transconductance ϳ105 mS/mm, and a strong accumulation current at V gs Ͼ0 in addition to buried-channel conduction. Together with longer gate-length devices, we deduce electron accumulation surface mobility for In 0.2 Ga 0. During the past few decades, there has been continued interest in GaAs-based metal-oxide-semiconductor fieldeffect transistors ͑MOSFETs͒.
Recently, significant progress has been made on GaAs metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ using atomic-layer deposition ͑ALD͒-grown Al 2 O 3 as gate dielectric. We show here that further improvement can be achieved by inserting a thin In 0.2 Ga 0. 8 As layer as part of the channel between Al 2 O 3 and GaAs channel. A 1-m-gate-length, depletion-mode, n-channel In 0.2 Ga 0.8 As/GaAs MOSFET with an Al 2 O 3 gate oxide of 160 Å shows a gate leakage current density less than 10 Ϫ4 A/cm 2 , a maximum transconductance ϳ105 mS/mm, and a strong accumulation current at V gs Ͼ0 in addition to buried-channel conduction. Together with longer gate-length devices, we deduce electron accumulation surface mobility for In 0.2 Ga 0. 8 During the past few decades, there has been continued interest in GaAs-based metal-oxide-semiconductor fieldeffect transistors ͑MOSFETs͒. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] GaAs-based devices potentially have great advantages over Si-based devices for high-speed and high-power applications, in part from an electron mobility in GaAs that is ϳ5ϫ greater than that in Si, the availability of semi-insulating GaAs substrates, and a higher breakdown field. Currently, the GaAs metalsemiconductor field-effect transistor ͑MESFET͒ is the dominant device for high-speed and microwave circuits. MESFETs feature gates formed by metal-semiconductor ͑Schottky barrier͒ junctions, while MOSFETs have oxide layers ͑higher barrier͒ between metals and semiconductors. Compared to GaAs MESFETs, GaAs MOSFETs feature a larger maximum drain current, much lower gate leakage current, a better noise margin, and much greater flexibility in digital integrated circuit design due to large gate voltage range. The main obstacle to GaAs-based MOSFET devices is the lack of high-quality, thermodynamically stable insulators on GaAs as gate dielectric that can match the device criteria similar to SiO 2 on Si. After a decade of effort, much progress has been made recently to form a high-quality oxide on III-V semiconductors; [11] [12] [13] [14] for example, atomic-layer deposition ͑ALD͒-grown Al 2 O 3 on III-V semiconductors, 15 ,16 a marriage of Si technology to the III-V compound semiconductor field.
In this letter, we report a GaAs-based MOSFET with an inserted In 0.2 Ga 0.8 As layer as part of the channel to explore the potential of better interface quality and surface mobility. The gate dielectric is Al 2 O 3 grown by ALD, which is an ex situ, robust manufacturing process and commonly used throughout the Si industry. 17 Al 2 O 3 is a highly desirable gate dielectric with a high bandgap ͑ϳ9 eV͒, a high breakdown field ͑5-10 MV/cm͒, a high dielectric constant ͑8.6 -9͒, high thermal stability ͑up to at least 1000°C͒, and it remains amorphous under typical processing conditions. Depletionmode, n-channel In 0.2 Ga 0.8 As/GaAs MOSFETs show a low gate leakage current, good transconductance, and a strong accumulation current at V gs Ͼ0. We ascribe this strong accumulation current at V gs Ͼ0 to the improvement of oxide/ channel interface or electron accumulation surface mobility by inserting an In 0.2 Ga 0.8 As layer. We use MOSFETs of different gate lengths to deduce the series resistance and obtain a high electron accumulation surface mobility of In 0.2 Ga 0.8 As at the Al 2 O 3 /In 0.2 Ga 0.8 As interface. A high surface mobility is an indication of interface quality and is critical for realization of enhancement-mode ͑surface inversion channel͒ and complementary GaAs MOSFETs. Figure 1 shows the device structure of the fabricated, depletion-mode, n-channel Al 2 post-deposition anneal was done at 550°C for 60 s in an oxygen ambient. Device isolation was achieved by oxygen implantation. Activation annealing was performed at 450°C in a helium gas ambient. Using a wet etch in diluted HF, the oxide on the source and drain regions was removed while the gate area was protected by photoresist. Ohmic contacts were formed by electron-beam deposition of Au/Ge/Au/Ni/Au and a lift-off process, followed by a 425°C anneal in a forminggas ambient. Finally, conventional Ti/Au metals were e-beam evaporated, followed by lift-off to form the gate electrodes. The process requires four levels of lithography ͑alignment, isolation, ohmic, and gate͒, all done using a contact printer.
The source-to-gate and the drain-to-gate spacings are ϳ1.0 m. The sheet resistance of the source/drain region outside the gate and its contact resistance are measured to be 1.5 k⍀/ᮀ and 2.0 ⍀ mm. The gate lengths of the measured devices are 0.65, 0.85, 1, 2, 4, 8, 20, and 40 m. In order to reduce the error in extracting series resistance and mobility, we concentrate on the long-channel devices with gate lengths of 8, 20, and 40 m to obtain surface mobilities. Figure 2 shows the dc I -V curve of a MOSFET with a gate length L g of 1 m and a gate width W g of 100 m. The gate voltage is varied from Ϫ4.0 to ϩ3.0 V with 1.0 V step. The fabricated device has a pinch-off voltage of Ϫ4.0 V. The maximum drain current density I dss , measured at positive bias V gs ϭϩ3.0 V, is ϳ330 mA/mm. The knee voltage is ϳ1.0 V at V gs ϭ0 V, due to the relatively high series resistance arising from this non-self-aligned process. Under those conditions, the gate leakage current is less than 100 pA, corresponding to Ͻ10 Ϫ4 A/cm 2 . The gate leakage current for MOSFETs is more than three orders of magnitude lower than for MESFETs under similar bias. No noticeable I -V hysteresis is observed in the drain current in both forward and reverse gate-voltage sweep directions. This indicates that no significant mobile bulk oxide charge is present and that density of slow interface traps is low. Figure 3 illustrates the drain current as a function of gate bias in the saturation region. The slope of the drain current shows that the peak extrinsic transconductance (g m ) of the 1 m gate length device is typically ϳ105 mS/mm. The theoretical intrinsic g m in saturation regime can be estimated to be ϳ235 mS/mm by g m ϭ sat •C ox , where sat is ϳ5 ϫ10 6 cm/s. 15 Counting on the series resistance of the device R s ϳ3.5 ⍀ mm, the theoretical extrinsic g m is ϳ129 mS/mm, which is ϳ20% off from the measured peak g m value. We ascribe this reduction of g m to the existing interface traps and the reduction of mobility and saturation velocity at the interface. The flatband condition in the depletion-mode MOSFET is roughly at the gate bias, where the transconductance g m appears maximum. The more the gate is biased below the flatband condition, the smaller the g m is, because the distance from the gate to the channel increases by increasing the depletion width in the semiconductor. On the other hand, when the gate bias is above the flatband condition, additional carriers are confined to the interface and the gate-to-channel distance is fixed to the oxide thickness in this accumulation region. Beyond that gate voltage, the surface mobility is known to decrease with the transverse field ͑or gate bias͒, leading to g m reduction. The flatband condition can be approximately determined to be ϳ0.3 V from Fig. 3 . It is consistent with the theoretical value, which is the difference between the metal work function of Ti ͑3.95 eV͒ and the semiconductor work function of In 0.2 Ga 0.8 As ͑4.14 eV͒. It is also confirmed by the C -V measurement which is usually used to determine the flatband voltage.
A strong accumulation current is observed here from I dss ϭ19 mA at V gs ϭ0.3 V around the flatband condition to I dss ϭ33 mA at V gs ϭϩ3.0 V, as shown in Fig. 2 . This indicates the high quality of Al 2 O 3 /In 0.2 Ga 0.8 As interface, which allows an accumulation current to exist at the interface. The I -V characteristic at V gs Ͼ0 is significantly improved compared to the previous published data on a GaAs MOSFET without an inserted InGaAs layer. 15 In order to quantitatively characterize this Al 2 O 3 /In 0.2 Ga 0.8 As interface, we study the electron accumulation surface mobility, which is directly related to interface properties. There are at least three different scattering mechanisms that have been proposed to account for the surface mobility: phonon scattering, Coulomb scattering, and surface-roughness scattering. The surface mobility is governed by Coulomb scattering due to charged centers and phonon scattering in the low transverse field region. It is dominated by surface roughness and phonon scattering under strong accumulation. By measuring I ds versus V gs at V ds ϭ0.1 V ͑mobility region͒ of 8-, 20-, and 40-m-long channel devices, we are able to extract the series resistance of the devices with a relative error of less than 5%. Therefore, an intrinsic normalized channel resistance R ch at the accumulation region as a function of effective accumulation mobility eff , C ox , and V gs can be defined as
where the channel capacitance is the normalized oxide capacitance C ox , V Gi is the voltage at the point of inflection of the I ds versus V gs curve ͑near the flatband voltage͒, and I acc is the accumulation current that is taken as zero at V gs ϭV Gi . 18, 19 Notice that at V gs ϭV Gi , the buried-channel conductance is at maximum and remains constant at V gs ϾV Gi . Figure 4 is the plot of eff versus effective electric field E eff on InGaAs using the formalism expressed in Eq. ͑1͒. Unlike the situation for inversion, there is no depletion charge, and E eff on InGaAs is simply 12 The value of our surface mobility in the high transverse field region is 20% higher than that of the universal surface mobility of Si MOSFETs at the nearly perfect SiO 2 /Si interface. 18, 20 The surface mobility on GaAs surface is also plotted in Fig. 4 
